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Abstract
This work presents a comprehensive study on the behaviour and operation of a vertical 1.2 kV 4H-SiC
junctionless power FinFET. The increased bulk conduction in the channel of this topologymay bring
reductions in the channel resistance compared to trenchMOSFETs, whose performance is limited by
the high interface state density. For this purpose,finite element (FE) simulations are used to examine
the operation of this device. It is hence demonstrated that the junctionless FinFET can attain a high
average channel driftmobility well above 100 cm2/(Vs), leaving the resistance to be determined by the
drift and substrate regions. This allows the FinFET to turn on and reach its steady state current using a
much (> 3x) smaller gate overdrive than standard designs. On the other hand, however, the overly
highfield in the gate oxide, the lack of an efficientmechanism for hole extraction, and the low
threshold voltage can cause significant reliability issues. Furthermore, it is shown that the high input
capacitance of the FinFET can limit its switching speed to slower levels than in standard trench
MOSFETs, which raises the need for further development of the original design proposed for vertical
GaNdevices. In this context, it is demonstrated that the addition of a p-shield below the trenches can
alleviate the off-state reliability issues and increase the speed, while stillmaintaining a competitive
Ron∼2mΩ cm2 evenwithout the use of n-JFET enhancement doping.
1. Introduction
In recent years 4H-SiC has foundwide-ranging applications in power electronics, thanks to its attractive electro-
thermal properties and the continuous advances in its processing technology [1]. Nevertheless, the performance
of conventional vertical planarMOSFETs grown on the Si-face is still limited by the high density of statesDit at
the semiconductor-oxide interface [2]. The trapping ofmobile carriers by these states during device operation
leads to thewell-known problems of a low channel driftmobilityμch [3, 4] and a dynamic instability of the
threshold voltageVth [5].
At the same time, vertical trench 4H-SiCMOSFETs have also been introduced as a competitive topology [6].
Due to the lowerDit of the oxide interface, which now forms on a non-basal crystal face, these devices can attain a
much higher channelmobility. Indeed, very high field-effectmobilities∼100 cm2/(Vs) have been commonly
measured on nitridedMOS structures grown on ( ¯1100) or ( ¯1120) substrates [7]. However, the overallμchwill
still be limited by the high transverse electric field E⊥ at the interface, which promotes surface roughness and
phonon scattering [8].
In this context, there has been an increased interest in applying solutions fromdigital electronics to the
design of power devices. A noteworthy example is a junctionless double-gateMOSFET structure recently
proposed for vertical GaNdevices [9]. This design dispenses with the difficulties of acceptor implantation in
GaN andhas been reported to attain a low specific on-state resistance Ron* (∼1.8 mΩ cm
2), alongwith a
competitive efficiency even atMHz switching frequencies [10]. However, the enlarged bulk conduction of this
FinFET structuremay also prove to be beneficial to 4H-SiC technology through potentially increasing the
switching speed and the channelmobility. In fact, SiCMOSFETswith sub-100 nm finpitches have already been
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performance of this device, using finite element simulations. The spatial distribution of the carriers and the
channelmobility in the on-state are examined in section 2. In turn, the blocking capability is investigated in
section 3 for a range offinwidths. Finally, section 4 looks into the FinFET’s performance during clamped
inductive switching and provides a comparison for a number of design variants (including a reference
conventional trench structure). In this way, the key capabilities and limitations of this device can be identified,
whichmakes it possible to identify some of the necessary changes that need to bemade to the original design
proposed forGaN.
2.On-state performance
The examined power FinFET is a 1.2 kV structure, whose specifications are presented infigure 1(a). The drift
region is 10 μmthick and is doped n-type at 1016 cm−3 (the same doping is used for the fin). Conversely, the
substrate ismodelled as a lumped resistor of 0.7 mΩ cm2 at 300 K, which varies by 6 μΩ cm2 K−1. The gate oxide
thickness is set to 50 and 100 nmalong the sidewalls and the bottomof the trench, respectively. A cell pitch of
2 μm is assumed, while the finwidthWfin is left as a variable. As discussed in [9], the threshold of this device is to
be adjusted through thework function difference between the gate electrode and the semiconductor fin. Thus,
for the purpose of illustration, the gatemetal is assumed to have awork functionfM of 5.05 eV (same asNi,
which is commonly used in 4H-SiC Schottky diodes [3]). Although this valuemay bemodified through the use
of an alternative gatemetal or doped polysilicon, here it allows to beneficially increase the threshold voltageVth.
Similarly to trenchMOSFETs, the gate oxide interface here forms on one of the non-basal planes of the
semiconductor. Since theDit profiles on the ( ¯1100) and ( ¯1120) faces are comparable and remain linear (on a log
Figure 1. Structure of the examined FinFET (a) and assumed energy distribution of states at the gate oxide/semiconductor
interface (b).
Figure 2.Profiles of the conductivity (a) and the transverse electricfield (b) across thefin. The channel forms initially at thefin’s
centre. AtVgs aboveVfb the current starts to increasingly shift toward theMOS interface.
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scale) even close to the bottomof the conduction bandEC [7], the interface here is freely describedwith theDit
for the ( ¯1100) plane in [7] (figure 1(b)). This distribution is extrapolated to estimate the interface state density
nearEC. Despite the use of nitridation (and the consequent generation of donor states [12]), all traps are (for
simplicity) assumed to be acceptor. Conversely, trap levels in the conduction band (andfixed charges) are not
considered due to lack of data.
The turn-onmechanismof the FinFET is now examined infigure 2 (for afinwidthWfin of 100 nm).
The gradual increase ofVgs counteracts the intrinsic band bending at the oxide-semiconductor interface,
causing the depletion region in the fin to contract and shift toward the sides. As a result, unlike amore
conventional FinFETwith a p-doped fin [11], here the conductive channel forms firstly at the centre
(figure 2(a)). This decreases the impact of the interface states on the turn-on process and hence allows the
subthreshold leakage current Jl to increase with nearly the ‘ideal’ theoretical slope of 60 mV/dec (figure 3(a)).
At a higher gate bias the on-state current gets shifted toward theMOS channel. Firstly, atVgs≈1.9 V the
carrier density n reaches the doping concentrationND. Since fromPoisson’s law ( )/» -¶¶
^ q N nE
z D SiC
(where
òSiC is the dielectric permittivity, z is the depth into the semiconductor relative to the interface, and q is the
elementary charge), the transverse electric field E⊥ falls to zero throughout the entire fin (figure 2(b)). Thus, here
theMOS channel turns on already at the flatband voltageVfb≈1.9 V, which can also be (approximately)
estimated from the intrinsic band bending via (1), whereχSiC,NC, andNit are the electron affinity, the effective
conduction band density of states, and the steady state density of active interface charges (at a givenVgs), while
Cox is the gate oxide capacitance per unit area [9]. The lowE⊥ and the (still significant) conduction at thefin’s
centremake the net channelmobility comparable to the bulkmobility (figure 4). As a result, the current reaches
75%of its ‘saturated’ valuewithin just∼2 V variation inVgs (figure 3(b)).
Figure 3. FinFET transfer characteristic for various temperatures (a) andfinwidths (b). Conduction in the fin’s bulk leads to rapid
(for< 3 Voverdrive)modulation and ‘saturation’ of the channel resistance.
Figure 4.Evolution of the driftmobility’s components with the semiconductor depth (a) and of their net valuewithVgs for twofin
widths (b). At a low overdrive (< 3 V)Coulomb scattering dominates, yet, unlike in the trenchMOSFET [3], it gets fully replaced by
phonon scattering at higherVgs due to the stronger screening. The increased role of bulk conductionmakes the netmobility larger for
the widerfin. Still, in both cases mch* >100 cm
2/(Vs).
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After theMOS channel gets activated, the on-state current exhibits a well-defined hard saturation
(figure 3(b)). Indeed, bymeans ofmeasuring the drop of the electron quasi-Fermi level across the vertical length
of the fin, it is found that the resulting Ron* of≈ 1.65mΩ cm
2 (at 15 VVgs) is dominated by the combined
resistance of the substrate, drift, and current spreading regions (≈89%of the total). The reduced significance of
the channel can also be inferred from the temperature coefficient of Ron* , which increasesmonotonically with
temperatureT due to the enhanced lattice vibrations (figure 3(a)). Here itmust be noted that, in practice, the
contact resistance at the sourcewill become important (at sufficiently smallWfin), unless an interdigitated design
is used for the structure, so that the contacting (with the n+ source) is done in a regionwith a larger cross-
sectional area. Nevertheless, it can be seen that here the structures with awider findo already attain a smaller Ron* .
While this is partially due to the greater overdrive (and hence larger electron density per gate areaNinv for a given
Vgs) for largerWfin, the average channelmobility also increases with thefinwidth. This trend ismirror opposite
towhat has been reported for another SiC FinFET device, which, however, incorporates a p-type doped
channel [11].
In order to examine this differencemore concretely, the individual components (μi) ofμch are computed
usingMatthiessen’s rule [13] and are then averagedwith respect to the conductivityσ(across thewidth of the
fin) using (2) (figure 4(b)). Due to the lack of experimental data on the driftmobility in a non-Si-face channel,
surface phonon and roughness scattering are estimated using thefittings in [14] for the (0001) plane. Conversely,
Coulombic scattering is described through thewell-known semi-empirical relationμC∼ ( )gN z Ns it , where
Ns(z) is the sheet carrier density at a depth z [8]. For this purpose, a dedicatedmodel, which can compute the
integral expression forNs(z) exactly (in the TCAD), has been built andfitted to the results for the
aforementioned p-channel FinFET


















in [15]. Finally, the bulkmobilityμB is estimated usingUhnevionak’s improvement onArora’smodel [16].
The resulting composition ofμch can be observed infigure 4. At a low gate bias Coulombic scattering by the
interface charges is the dominant process. In practice, the presence of fixed charges (∼1012 cm−2)will enhance
this effect further through increasingNit (which here reaches only∼3.5×1011 cm−2). For the currently
examined device, however, Coulombic scattering becomes negligible at largerVgs due to the greatly increased
screening by the electron carriers. Thus, at higherVgs phonon (and eventually roughness) scattering becomes the
dominant component. Fromfigure 4(b) it can now clearly be seen that the role of surface scattering increases
when thefinwidth is reduced, simply due to the smaller distance between the interface and the fin’s centre.
Indeed, in the junctionless FinFET, carrier flow through the centre ismore strongly pronounced at largerWfin
due to theweaker depletion, which is why mch* is closer to the bulkmobility in this case. Conversely, themobility
improvement in the ultra-narrow-bodyMOSFET in [11] is obtained through the bulk inversion of the p-type
fin,which arises only at sufficiently smallWfin. Thus, the channels in these two devices formby different
mechanisms. Regardless of this, themobility in the junctionless FinFET remains well above 100 cm2/(Vs) for
both values ofWfin. In fact, the small contribution of the channel to the total on-state resistance Ron* canmake
this structure particularly attractive for blocking voltage ratings below 1.2 kV, where it can compete with Si
Superjunction andGaNpower devices.
On the other hand, despite its good current carrying capability, the examined device possesses important
reliability issues. As seen from figure 3(a), the FinFET is characterised by a fairly low threshold voltageVth already
at 300 K. At 425 K this value falls down even below 1 V. This problemmay be further aggravated by the presence
of positive fixed charges, which already for a density of 1012 cm−2 reduceVth below 0 V. Parasitic turn-on can
hence also arise during switching (due to the extensive gate/drain coupling). The threshold can be increased by
reducingWfin further, yet this is not a flexible approach. An alternativemay be to dope the channel p-type as in
[11], albeit at the cost of reducing the improvement in the channelmobility. Regardless of the exactmethod, the
original junctionless FinFET design (proposed forGaN) requires further development to increaseVth.
3.Off-state performance
One of the primary problems of junctionless devices is well known to be their current blocking capability. That is
why the off-state behaviour of the FinFET is now to be considered. For this purpose, the impact ionisation
coefficientsαn,p are computed bymeans ofOkuto-Crowell’smodel, usingNiwa’s parameters for 4H-SiC [17].
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Figure 5.Quasistationary breakdown characteristic for variousfinwidths. Breakdown forfinwidths above∼200 nm is dominated by
punch-through. Conversely, for smallWfin∼50 nmpremature impact ionisation at the bottomof thefin causes a reduction ofVbr.
Figure 6.Electric field profile (at 1000VVds) for the structure fromfigure 1(a) and a different,modified design (from figure 10(a))with
a grounded p-shield (b).
Figure 7.Electric field profiles through the centre of thefin (along cutline A infigure 6(a)) for various finwidths (a) and across the gate
oxide (cutline B for aWfin of 100 nm) (b) at 1000VVds for the topologies infigure 10.
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In turn, the SRH lifetimes aremodelled using Scharfetter’s relation [18], with a peak lifetime τn,p of 150 ns for
both types of carriers.
The quasistationary breakdown Ids/Vds characteristic (atVgs=0 V) can be observed infigure 5 for a range of
finwidths. Initially, at lowVds, the leakage current Jl increasesmonotonically withWfin, as a result of theweaker
depletion of the carriers at the centre of the fin. This implies the presence of punch through-assisted breakdown
(at a higherVds), which can be recognised from the negative temperature coefficient of the breakdown voltage
Vbr that is observed forfinwidthsWfin above∼ 200 nm. For improved device reliability, it is clearly preferable to
design the fin so that breakdown occurs through avalanche. In practice, the onset of punch through breakdown
will occur at a smallerWfin if a lower gate work function is assumed. For this design, however, a peak finwidth
Wfin limit of 200 nm is sufficient.
At higherVds a knee point appears in the response of the structures with a narrowfin. This steeper rise of Jl
turns out to be caused by premature impact ionisation at the bottomof thefin (figures 6–7). Indeed, at highVds a
sizeable potential drop (∼ tens of V) develops across the bottomof the gate oxide (due to the gate contact
deposited on top). Thus, this same potential difference needs to be supported by the fin (for the electron quasi-
Fermi potential (relative to the source) in the drift region is nearly constant (±5%variation) in the lateral
direction). As seen from figure 7(a), however, the gate oxide pushes the potential field lines down toward the
drift regionmore effectively for narrowerfinwidths. This leads to an accumulation of the field lines at the
bottomof the fin (in order for the same voltage drop to develop across it), thereby creating a spike in the vertical
component of the electric field. This does not result in immediate device failure, since impact ionisation remains
localised due to the small (=Wcell)width of the fin. In fact, the limited degree of this process (which,
nonetheless, is now the dominantmechanism for carrier generation) allows the leakage currents at both
temperatures to become comparable (without the device failing). At a sufficiently highVds, however, this effect
Figure 8.Profile of the hole density in thefin for the structures from figures 1(a) and 10(a) at 1000V Vds.
Figure 9.Turn-on characteristic of the original FinFET (Wfin=50 nm and active area of 1 cm
2) after an initial blocking period (with a
DC supply of 1 kV) toff of 10, 10
3, and 105 s. The holes, which accumulate in thefinduring the off-state, increase Ron* and induce a
source hole current at turn-on. This effect, however, becomes negligible for kHz switching applications.
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aids the formation of a premature avalanche current. That is why, if the finwidth is reduced below∼100 nm, the
breakdown voltageVbr now starts to decrease (figure 5). As a result, the peak blocking capability is attained at an
intermediate finwidth in the range 100–200 nm.
The effect described above also creates a reliability problem at turn-on. Indeed, although the generated holes
get extracted by thefin, they cannot continue further, due to the potential barrier that the highly doped n-source
region presents. Thus, the holes instead accumulate inside the fin, where they can reach a high steady state
concentration∼1017 cm−3 (figure 8). On the one hand, the presence of this virtual p-region containsweakly the
punch-through current, allowing satisfactory blocking up to∼200 nmWfin (which is why this limiting value for
thefinwidth falls to∼175 nm, if τn,p is increased to 1 μs). Nevertheless, these holes can also slow down the turn-
on process due to recombinationwith the electronmajority carriers. To examine this, the FinFET is inserted in a
single phase voltage clamp circuit (with a PSPICE diode) and is kept in blockingmode for a period of toff, after
which the gate is ramped to 15V for 1 ns. In order to strengthen the above effect of hole generation (and hence
attempt to consider a worst-case scenario), hereWfin is decreased to 50 nm,while the positive supply rail is set to
1 kV. The load inductor L1 is also replaced by a constant current source of 48A (≡ 300 A cm
−2) tomake the
comparison feasible. From the subsequent results infigure 9 it can hence be seen that, for toff above 10
3 s, a
measurable spike of hole currentflows to the source contact, as soon as the device turns on. At the same time the
presence of holes in the fin does slow down the rate at whichVds falls and Jds increases (due to the larger Ron* ), yet
the effect is quite negligible, since the holes get cleared from the channel by the electron current well beforeVds
reaches its on-state value. Thus, these differences will bemore pronounced at lower current levels. Nonetheless,
the hole current decreases by orders ofmagnitude, as the blocking period toff is reduced, which is why this effect
will become negligible during kHz switching.
On the other hand, the lack of protection for the gate oxide can cause important reliability issues. Indeed,
since the applied voltage is supported solely through the semiconductor/oxide junction, the electric field in the
oxide rises above 4MV cm−1 well below the ratedVbr (figure 7(b)). In practice, this will clearly increase the gate
leakage current and eventually cause TDDBof the oxide. That is why the original design from [9] has to be
modified to address this issue. Awell known technique, which can be applied to this structure, is to insert a
p-shield just below the gate trenches (figure 10(a)) [19, 20]. Here the p-layer is specified to cover only a portion of
the area below the gate trench (which can be performed as an intermediate implantation in amulti-step epitaxial
growth process) to contain the adverse effect on Ron* . This problem is especially important for the FinFET, due to
the small (∼nm)width of thefin (and hence larger current spreading resistance). In addition, the p-shield here is
electrically connected to the source, so as to prevent its gradual depletion of holes during switching (and hence
avoid the concomitant increase of Ron* and the electric field at the p–n junction) [21].
The resulting improvement of the off-state performance can be clearly seen from figures 6, 8(b). The newly
added p-layer shifts the peak of the electric field away from the corner of the trench to the newly formed p–n
junction, thereby protecting the oxide. Furthermore, the p-shield can now collect the holes generated due to
impact ionisation, thanks to the fact that it is grounded. As a result, the holes no longer accumulate in the fin but
flow to the source through the p-shield instead (figure 8(b)), thereby resolving the reliability issue discussed in
figure 9. Similarly to conventional trench structures, amore complicated layoutmay need to be developed in
order to facilitate the grounding of the p-shield [22, 23]. However, thanks to the increase of the channelmobility
Figure 10. Schematic of an alternative FinFETdesignwith a grounded p-shield (peak doping of 1019 cm−3) (a) and the split-gate
topology (b) proposed in [10].
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provided by the junctionless FinFET, a smaller channel density can be tolerated to a greater degree than in other
SiC trench structures, thereby allowing for a looser layout design.
4. Switching performance
Thanks to the improvedmodulation of the channel by the gate, the current has been observed to rise sharply
withVgs (figure 3(b)). Clearly, however, the switching speed of the device will be determined by the internal
coupling between the contacts of the structure, as well as by the external impedance seen by the device at each
terminal. These termswill depend on the layout and the packaging of the die, yet the individual cell itself will also
impose a fundamental limitation on the achievable speed. That is why the capacitances of the unit cell in
figure 1(a) are now examined (forWfin=100 nm). These are computed bymeans of a linearised small signal
analysis, using a 1MHz perturbation signal superimposed on theDCbias of each contact [18].
The resulting C/Vwaveforms can be seen infigure 11.Due to the small (=Wcell)width of thefin, the drain-
to-source capacitanceCds is negligible. Conversely, the transfer capacitanceCrss clearly forms the largest
component (at 0 VVds) in the original design. This results in a largeCgd/Cds ratio, which is undesirable due to the
Figure 11.Capacitance/voltage profile of the examined FinFET structures during the off-state. The designs infigure 10 decreaseCgd,
thereby reducing switching losses and the susceptibility to parasitic gate turn-on.
Figure 12. Inductive circuit used for the switching simulations (a) and schematic of the reference trench structure (b) used for the
comparison.
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disproportionately increased gate-drain chargeQgd (and hence larger switching losses). An alternative approach,
which has been proposed as a development of theGaNFinFET [10], is to use a split-gate topology for the trench
(figure 10(b)). Here the oxide layer is etched selectively, so as to be able to deposit the sourcemetal at the bottom
of the trench. As a result, the device’smain blocking junction is now regulated fully by the potential drop
between the drain and source (rather than the gate). Thismodification reducesCgd by an order ofmagnitude and
at the same time increasesCgs, thereby providing improved resistance to parasitic turn-on due to high dVds/dt
during switching. Nevertheless, similarly to the original structure (figure 1(a)), this topologywill also suffer from
the above problems of a high off-state field in the oxide and accumulation of holes in the fin, as a result of the lack
of protection to the oxide.
An alternative design, which can resolve these issues, can be obtained from the previous FinFET designs by
implanting a protective p-shield below each trench and connecting it to the source’s potential. As discussed in
section 3, the peak electric field of this design is now shifted to the p–n junction (away from the oxide), thereby
alleviating the reliability problems during the off-state. At the same time, this designmaintains the lowerCgd of
the split-gate thanks to the fact that the p-shield is grounded (figure 11). Nonetheless, an implementation of this
topologywill pose greater requirements on the design of the layout, so as to connect the p-shield to the source. In
order to properly bias the p-shield in each region of the active area (and also reduce the source contact
resistance), itmay be needed to employ an interdigitated design [24]. The reduction of the channel density,
whichwould result from such a design, however, will have a limited effect on the on-state losses, since, as
discussed in section 2, the channel resistance becomes less important in the (stripe) junctionless FinFET.
In order to compare the devices examined above, they are now connected in the clamped inductive
switching circuit infigure 12(a). Here the diode is assumed to be ideal (from the PSPICE library), while the active
area of the FinFET is set to 16mm2. The device is controlled via anRTZ gate drive of 15V amplitude and 1 ns
risetime through a 2Ωgate resistor. A comparisonwith the switching response of amore conventional trench
MOSFET (figure 12(b)) is also attempted.Here the same oxide thickness and doping profiles are used, with the
sole differences being the larger cell pitch and ‘finwidth’ (of 2μm), the presence of a p-well (peak acceptor
Figure 13.Turn-on characteristic of the examined FinFETs and the reference for an active area of 16 mm2.
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doping of 5×1017 cm−3) and an n-JFET enhancement epi layer (5×1016 cm−3), and the shallower trench
depth (1 μm). A p-shield with the profile from figure 10(a) is also used to protect the bottomoxide and guarantee
avalanche breakdown above 1.2 kV. Clearly, this structure is very different from the FinFETs, which is why this
comparison on the switching performance is to be purely qualitative.
Figure 14.Turn-off characteristic of all examined structures (for an active area of 16 mm2 and the circuit fromfigure 12). The split-
gate and grounded p-shield FinFETs reduce the turn-off time by nearly 50% relative to the original.
Figure 15.Total switching losses (per cycle) and Ron* (at 15 VVgs and 0.1 VVds) of the examined designs (ton and toffmeasure the first
95%of the risetime ofVgs). Themore advanced FinFET structures reduce the switching losses by∼ 75% relative to the original design.
10
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The resulting turn-on response of the examined structures can be seen infigure 13.During thefirst phase the
FinFETs exhibit a comparable charging characteristic of the gate due to their similar values of the input
capacitanceCiss. Here it should be noted that, in practice, the input RC time constantmay be increased
additionally by the low conductivity of themetal used for the gate contact. Nonetheless, if this issue can be
neglected, the split-gate and the grounded p-shield FinFETs reach their steady on-stateVds∼0.5 V earlier than
the reference trench (figures 13(a)–(c)). This occurs not only due to the smallerVth of the FinFETs, but also
thanks to the steeper rise of the current withVgs, which allows for full activation of the channel already at
Vgs∼5 V (figure 3(b)) and hence compensates for the largerCgs of thefindevices. This can also be inferred from
thewaveformofVgs during theMiller plateau, inwhich time period the slope ofVgs is an order ofmagnitude
smaller in the FinFETs than in the referenceUMOSFET. Thus, unlike the FinFET, the conventionalMOSFET
requires an increasingly largerVgs to further reduce the channel resistance and hence be able to carry the
inductor current also at lower Ids values∼ 300 A cm−2. Therefore, the FinFETsmay hypothetically be operated
froma gate drivewith amore unconventional amplitude that is less than 15V,which can further increase the
switching speedwithout affecting Ron* . On the other hand, the original FinFET design displays by far the slowest
turn-on response due to its excessively longMiller plateau. This agrees with thewaveforms in figure 11, where
this structure suffers from a transfer capacitanceCrss that is an order ofmagnitude larger than in the other
devices.
A similar comparison can also bemade at turn-off (figure 14). In this case, the referenceMOSFET shows a
faster (albeit still comparable) switching response than all the other FinFET structures. This occurs partially due
to the higherVth and the lowerCgs of the reference design. In addition, from the risetime ofVds it is also seen that
in this case the FinFETs exhibit a longerMiller plateau at turn-off than theUMOSFET. This increasedCrss arises
from theweaker depletion of carriers at the bottomof the fin (compared to the trenchMOSFET), since the
protective p-shields below the trenches need to bemaintained sufficiently far from the fin so as tomaintain a
competitive on-state resistance. Thus, in spite of the improved channelmobility, the FinFET can easily become
slower than a conventional trenchMOSFET (when considered as individual cells) due to theweaker depletion of
free carriers and the largerCgs. Nevertheless, the split-gate and the grounded p-shield topologies still achieve a
competitive turn-off speed, which is≈ 50% larger than in the original FinFET design. This improvement agrees
qualitatively with the results for theGaN split-gate reported in [10] and can (similarly to turn-on) be directly
explainedwith the smallerCrss.
The total losses incurred during switching (in the transistor) are now compared infigure 15.Here Eloss is
computed using the electron current through the channel (rather than the drain current from figures 13–14),
hence neglecting power dissipation due to the capacitive currents. The faster transient response (tswitch) of the
p-shield and split-gate FinFETs reduces the losses by 75% compared to the original design, albeit at the cost of an
increase in Ron* of∼ 15% (in the case of the grounded p-shield FinFET). In fact, practically no currentflows (at
Vds=0.1 V), if the p-shield’s half-width is increased to 0.7 μm.Thus, in this case it becomes necessary to use
n-JFET enhancement doping (which, for brevity and clarity, has not been considered in this work), so as to
contain the parasitic JFET effect. Despite this degradation, the grounded p-shield design still remainsmore
attractive than the other SiC FinFETs because it does not suffer from their off-state reliability issues. On the other
hand, all considered FinFET cell designs incur larger switching losses than the referenceUMOSFET due to the
increasedCrss. The performance of the split-gate and the p-shield FinFETs, however, still remains comparable to
that of the trenchMOSFET. At the same time, all FinFETs achieve a lower on-state resistance than the reference,
thanks to the increased channelmobility. This difference will become evenmore significant (as a proportion of
Ron* ) at lowerVbr ratings. Thus, despite its intrinsically higherCrss, the lower static losses of the SiC FinFET can
still keep it competitive in this voltage range.
5. Conclusion
In this work the operation of the 4H-SiC junctionless FinFEThas been examined for a range of cell topologies.
Thanks to the use of the bulk of thefin for conduction, this device features a high channelmobility well above
100 cm2/Vs, which reduces Ron* nearly to the limit imposed by the drift and substrate regions. On the other
hand, the original FinFET design proposed forGaN suffers frommajor reliability problemswhen applied to SiC,
such as a lowVth∼2 V and a high electricfield in the gate oxide, as well as a lack of amechanism for the
extraction of holes. In this context, it has been shown that the latter two issues can be resolved bymeans of a
p-shield implanted below a portion of the trench and connected to the source. This technique can also provide
for a∼ 50% increase in the turn-off speed and∼ 75% reduction of the switching losses of the device compared
to the original FinFETdesign, at the cost of an increase of the combined drift/spreading resistance of≈
0.25 mΩ cm2 (for aVbr of 1.2 kV). Thus, with further improvements that address the low threshold of this
device, the junctionless FinFET can become particularly attractive for lower voltage applications.
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